**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

Applicant: Sunil Talwar et al.

Title: LOGIC CIRCUIT AND METHOD FOR CARRY AND SUM GENERATION AND METHOD OF DESIGNING SUCH A LOGIC CIRCUIT

| | | | |
|---|---|---|---|
| Docket No.: | 1365.063US1 | Serial No.: | 10/714408 |
| Filed: | November 14, 2003 | Due Date: | N/A |
| Examiner: | Unknown | Group Art Unit: | Unknown |

Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

We are transmitting herewith the following attached items (as indicated with an "X"):

X A return postcard.
X A Communication Concerning Related Applications (1 pg.).
X An Information Disclosure Statement (2 pgs.), Form 1449 (3 pgs.), copies of 34 of the 65 cited documents. Copies include 11 foreign patent documents and 23 publications (other documents).

**If not provided for in a separate paper filed herewith, Please consider this a PETITION FOR EXTENSION OF TIME for sufficient number of months to enter these papers and please charge any additional fees or credit overpayment to Deposit Account No. 19-0743.**

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.
Customer Number 21186

By: _____
Atty: Timothy B. Clise
Reg. No. 40,957

CERTIFICATE UNDER 37 CFR 1.8: The undersigned hereby certifies that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail, in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on this 17th day of February, 2004.

Judy Dent
Name

_____
Signature

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.
(GENERAL)

| | | | |
|---|---|---|---|
| 60/473204 | May 23, 2003 | 1365.067PRV | PASS-GATE FULL ADDER WITH FAST CARRY-IN |
| 10/472658 | September 22, 2003 | 1365.072US1 | A MULTIPLICATION LOGIC CIRCUIT |
| 10/755723 | January 12, 2004 | 1365.067US1 | A SUM BIT GENERATION CIRCUIT |
| 10/757712 | January 14, 2004 | 1365.064US1 | A LOGIC CIRCUIT |

Respectfully submitted,

SUNIL TALWAR ET AL.

By Applicants' Representatives,

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.
P.O. Box 2938
Minneapolis, MN 55402
(612) 349-9587

Date 17 Feb '04 By _____
Timothy B. Clise
Reg. No. 40,957

CERTIFICATE UNDER 37 CFR 1.8: The undersigned hereby certifies that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail, in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on this 17th day of February, 2004.

Judy Dent
Name

_____
Signature

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

| | | | |
|---|---|---|---|
| Applicant: | Sunil Talwar et al. | Examiner: | Unknown |
| Serial No.: | 10/714408 | Group Art Unit: | Unknown |
| Filed: | November 14, 2003 | Docket: | 1365.063US1 |
| Title: | LOGIC CIRCUIT AND METHOD FOR CARRY AND SUM GENERATION AND METHOD OF DESIGNING SUCH A LOGIC CIRCUIT | | |

---

## INFORMATION DISCLOSURE STATEMENT

Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

In compliance with the duty imposed by 37 C.F.R. § 1.56, and in accordance with 37 C.F.R. §§ 1.97 *et. seq.*, the enclosed materials are brought to the attention of the Examiner for consideration in connection with the above-identified patent application. Applicants respectfully request that this Information Disclosure Statement be entered and the documents listed on the attached Form 1449 be considered by the Examiner and made of record. Pursuant to the provisions of MPEP 609, Applicants request that a copy of the 1449 form, initialed as being considered by the Examiner, be returned to the Applicants with the next official communication.

Pursuant to 37 C.F.R. §1.97(b), it is believed that no fee or statement is required with the Information Disclosure Statement. However, if an Office Action on the merits has been mailed, the Commissioner is hereby authorized to charge the required fees to Deposit Account No. 19-0743 in order to have this Information Disclosure Statement considered.

The Examiner is invited to contact the Applicants' Representative at the below-listed telephone number if there are any questions regarding this communication.

The present application is either a U.S. national patent application filed after June 30, 2003 or an international application that entered the national stage under 35 U.S.C. § 371 after June 30, 2003. Thus, Applicant believes that the U.S. Patent & Trademark Office has waived the requirement under 37 C.F.R. 1.98 (a)(2)(i) for submitting a copy of each cited U.S. patent and each U.S. patent application publication. The waiver is provided in a pre-OG notice from the U.S. Patent & Trademark Office entitled "Information Disclosure Statements May Be Filed Without Copies of U.S. Patents and Published Applications in Patent Applications filed after June 30, 2003" and dated July 11, 2003. Applicant acknowledges the requirement to submit copies of foreign patent documents and non-patent literature in accordance with 37 C.F.R. 1.98(a)(2).

Respectfully submitted,

SUNIL TALWAR ET AL.

By their Representatives,

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.
P.O. Box 2938
Minneapolis, MN 55402
(612) 349-9587

Date 17 Feb '04 By _____
Timothy B Clise
Reg. No. 40,957

CERTIFICATE UNDER 37 CFR 1.8: The undersigned hereby certifies that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail, in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on this 17th day of February, 2004.

Judith Dent
Name

_____
Signature

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

| | | |
|---|---|---|
| Applicant: | Sunil Talwar et al. | Examiner: Unknown |
| Serial No.: | 10/714408 | Group Art Unit: Unknown |
| Filed: | November 14, 2003 | Docket: 1365.063US1 |
| Title: | LOGIC CIRCUIT AND METHOD FOR CARRY AND SUM GENERATION AND METHOD OF DESIGNING SUCH A LOGIC CIRCUIT | |

## COMMUNICATION CONCERNING RELATED APPLICATION(S)

Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Applicants would like to bring to the Examiner's attention the following related application(s) in the above-identified patent application:

| Serial/Patent No. | Filing Date | Attorney Docket | Title |
|---|---|---|---|
| 60/439852 | January 14, 2003 | 1365.064PRV | PASS-GATE IMPLEMENTATION OF LARGE COUNTERS |
| 60/436179 | December 23, 2002 | 1365.063PRV | HIGH SPEED ADDER |
| 09/637532 | August 11, 2000 | 1365.033US1 | A PARALLEL COUNTER AND MULTIPLICATION LOGIC CIRCUIT |
| 09/769954 | January 25, 2001 | 1365.039US1 | A PARALLEL COUNTER AND A MULTIPLICATION LOGIC CIRCUIT |
| 09/898752 | July 3, 2001 | 1365.048US1 | MULTIPLICATION LOGIC CIRCUIT |
| 09/917257 | July 27, 2001 | 1365.051US1 | A PARALLEL COUNTER AND A LOGIC CIRCUIT FOR PERFORMING MULTIPLICATION |
| 10/027237 | December 20, 2001 | 1365.059US1 | LOGIC CIRCUITS FOR PERFORMING MODULAR MULTIPLICATION AND EXPONENTIATION |
| 60/458776 | March 28, 2003 | 1365.066PRV | BOOTH ENCODED PARTITIONED MULTIPLIERS |

PTO/SB/08A(10-01)
Approved for use through 10/31/2002. OMB 651-0031
US Patent & Trademark Office: U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449A/PTO

**INFORMATION DISCLOSURE STATEMENT BY APPLICANT**

*(Use as many sheets as necessary)*

*Complete if Known*

| | |
|---|---|
| **Application Number** | 10/714408 |
| **Filing Date** | November 14, 2003 |
| **First Named Inventor** | Talwar, Sunil |
| **Group Art Unit** | Unknown |
| **Examiner Name** | Unknown |

Sheet 1 of 3

Attorney Docket No: 1365.063US1

## US PATENT DOCUMENTS

| Examiner Initial * | USP Document Number | Publication Date | Name of Patentee or Applicant of cited Document | Class | Subclass | Filing Date If Appropriate |
|---|---|---|---|---|---|---|
| | US-2001/0010051 | 07/26/2001 | Oberman, Stuart , et al. | 708 | 502 | 02/12/2001 |
| | US-2002/0026465 | 02/28/2002 | Rumynin, D , et al. | 708 | 210 | 01/25/2001 |
| | US-2002/0078110 | 06/20/2002 | Rumynin, D , et al. | 708 | 210 | 07/27/2001 |
| | US-3,634,658 | 01/11/1972 | Brown, Richard | 235 | 92LG | 03/19/1970 |
| | US-3,757,098 | 09/04/1973 | Wright, Carl | 235 | 175 | 05/12/1972 |
| | US-4,399,517 | 08/16/1983 | Niehaus, Jeffrey A., et al. | 364 | 784 | 03/19/1981 |
| | US-4,463,344 | 07/31/1984 | Adler, R. , et al. | 340 | 347 DD | 12/31/1981 |
| | US-4,596,256 | 06/24/1986 | Ascher, Gilles , et al. | 128 | 710 | 01/26/1984 |
| | US-4,607,176 | 08/19/1986 | Burrows, James , et al. | 307 | 449 | 08/22/1984 |
| | US-4,993,421 | 02/19/1991 | Thornton, William | 128 | 670 | 07/20/1990 |
| | US-5,095,457 | 03/10/1992 | Ho-sun Jeong, | 364 | 758 | 02/01/1990 |
| | US-5,175,862 | 12/29/1992 | Phelps, Andrew , et al. | 395 | 800 | 06/11/1990 |
| | US-5,187,679 | 02/16/1993 | Vassiliadis, Stamatis , et al. | 364 | 786 | 06/05/1991 |
| | US-5,325,320 | 06/28/1994 | Chiu, Chiao-Er A. | 364 | 760 | 05/01/1992 |
| | US-5,343,417 | 08/30/1994 | Flora, Laurence P. | 364 | 758 | 11/20/1992 |
| | US-5,363,099 | 11/08/1994 | Allen, J. | 341 | 107 | 10/04/1993 |
| | US-5,475,388 | 12/12/1995 | Gormish, M. , et al. | 341 | 107 | 10/22/1993 |
| | US-5,497,342 | 03/05/1996 | Mou, , et al. | 364 | 786 | 11/09/1994 |
| | US-5,524,082 | 06/04/1996 | Horstmann, P. , et al. | 364 | 489 | 06/28/1991 |
| | US-5,712,792 | 01/27/1998 | Yamashita, Shunzo , et al. | 364 | 489 | 04/17/1996 |
| | US-5,943,250 | 08/24/1999 | Kim, Chang S., et al. | 364 | 757 | 10/21/1996 |
| | US-5,964,827A | 10/12/1999 | Ngo, , et al. | | | 11/17/1997 |
| | US-5,995,029 | 11/30/1999 | Ryu, Myung | 341 | 101 | 10/29/1997 |
| | US-6,023,566 | 02/08/2000 | Belkhale, K. , et al. | 395 | 500.03 | 04/14/1997 |
| | US-6,035,318 | 03/07/2000 | Abdallah, Mohammad , et al. | 708 | 628 | 03/31/1998 |
| | US-6,173,414 | 01/09/2001 | Zumkehr, J. , et al. | 714 | 6 | 05/12/1998 |
| | US-6,175,852B1 | 01/16/2001 | Dhong, , et al. | | | 07/13/1998 |
| | US-6,223,198 | 04/24/2001 | Oberman, Stuart , et al. | 708 | 620 | 08/14/1998 |
| | US-6,269,386B1 | 07/31/2001 | Siers, , et al. | | | 10/14/1998 |
| | US-6,353,843 | 03/05/2002 | Chehrazi, Farzad , et al. | 708 | 631 | 10/08/1999 |
| | US-6,490,608 | 12/03/2002 | Zhu, Jay | 708 | 626 | 12/09/1999 |

## FOREIGN PATENT DOCUMENTS

| Examiner Initials* | Foreign Document No | Publication Date | Name of Patentee or Applicant of cited Document | Class | Subclass | $T^2$ |
|---|---|---|---|---|---|---|
| | EP-0168650 | 01/22/1986 | Darringer, J. , et al. | G06F | 15/60 | |
| | EP-0309292 | 03/29/1989 | Nishiyama, T. , et al. | G06F | 15/60 | |
| | EP-0442356 | 08/21/1991 | Chang, Yen C. | | | |
| | EP-0741354 | 11/06/1996 | Ichikawa, Takeshi | G06F | 7/50 | |
| | FR-2475250 | 08/07/1981 | Houdard, Jean-Pierre , et al. | 606F | 7/38 | |

**EXAMINER** **DATE CONSIDERED**



* EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.1 Applicant's unique citation designation number (optional) 2 Applicant is to place a check mark here if English language Translation is attached

PTO/SB/08A(10-01)
Approved for use through 10/31/2002. OMB 651-0031
US Patent & Trademark Office: U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449A/PTO

**INFORMATION DISCLOSURE STATEMENT BY APPLICANT**

*(use as many sheets as necessary)*

| *Complete if Known* | |
|---|---|
| **Application Number** | 10/714408 |
| **Filing Date** | November 14, 2003 |
| **First Named Inventor** | Talwar, Sunil |
| **Group Art Unit** | Unknown |
| **Examiner Name** | Unknown |

Sheet 2 of 3

Attorney Docket No: 1365.063US1

## FOREIGN PATENT DOCUMENTS

| Examiner Initials* | Foreign Document No | Publication Date | Name of Patentee or Applicant of cited Document | Class | Subclass | T[2] |
|---|---|---|---|---|---|---|
| | GB-2016181 | 09/19/1979 | Gajski, Daniel | 606F | 7/39 | |
| | GB-2062310 | 05/20/1981 | Ohhashi, Masahide , et al. | 606F | 7/52 | |
| | GB-2365636 | 02/20/2002 | Rumynin, D , et al. | G06F | 7/60 | |
| | GB-2365637 | 02/20/2002 | Dmitriy, R | G06F | 7/60 | |
| | WO-02/12995 | 02/14/2002 | Meulemans, P | G06F | 7/00 | |
| | WO-99/22292 | 05/06/1999 | Verbauwhede, Ingrid | | | |

## OTHER DOCUMENTS -- NON PATENT LITERATURE DOCUMENTS

| Examiner Initials* | Cite No [1] | Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published. | T[2] |
|---|---|---|---|
| | | BOOTH, ANDREW , "A Signed Binary Multiplication Technique", Oxford University Press, Reprinted from Q.J. Mech. Appl. Math. 4:236-240, (1951),pp. 100-104 | |
| | | CHAKRABORTY, S. , et al., "Synthesis of Symmetric Functions for Path-Delay Fault Testability", 12th International Conference on VLSI Design, (1999),pp. 512-517 | |
| | | DADDA, L. , "On Parallel Digital Multipliers", Associazione Elettrontecnia ed Elettronica Italiana, Reprinted from Alta Freq. 45:574-580, (1976),pp. 126-132 | |
| | | DADDA, L. , "Some Schemes for Parallel Multipliers", Assocciazione Elettrotenica ed Elettronica Italiana, Reprinted from Alta Freq. 34:349-356, (1965),pp. 118-125 | |
| | | DE MICHELI, G. , et al., "Optimal State Assignment for Finite State Machines", IEEE Transactions on Computer-Aided Design, Vol. CAD-4 (3), (July 1985),pp. 269-285 | |
| | | DEBNATH, D. , "Minimization of AND-OR-EXOR Three-Level Networks with AND Gate Sharing", IEICE Trans. Inf. & Syst., E80-D, 10, (1997),pp. 1001-1008 | |
| | | DRECHSLER, R. , et al., "Sympathy: Fast Exact Minimization of Fixed Polarity Reed-Muller Expressions for Symmetric Functions", IEEE ED&TC 1995, Proceedings European Design and Test Conference, (March 6-9, 1995),91-97 | |
| | | FLEISHER, H , "Combinatorial Techniques for Performing Arithmetic and Logical Operations", IBM Research Center, RC-289, Research Report, (July 18, 1960),22 pages | |
| | | FLYNN, M , et al., "Advanced Computer Arithmatic Design", John Wiley & Sons 2001, (2001),46-59 | |
| | | FOSTER, CAXTON , et al., "Counting Responders in an Associative Memory", The Institute of Electrical and Electronics Engineers, Inc., Reprinted, with permission, from IEEE Trans. Comput. C-20:1580-1583,(1971),Pgs. 86-89 | |
| | | HEKSTRA, et al., "A Fast Parallel Multiplier Architecture", IEEE International Symposium on Circuits and Systems; Institute of Electrical and Electronic Engineers, c1977-c1996, 20v. :ill. :28cm, (1992),2128-2131 | |

**EXAMINER** **DATE CONSIDERED**



* EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. 1 Applicant's unique citation designation number (optional) 2 Applicant is to place a check mark here if English language Translation is attached

PTO/SB/08A(10-01)
Approved for use through 10/31/2002. OMB 651-0031
US Patent & Trademark Office: U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449A/PTO

**INFORMATION DISCLOSURE STATEMENT BY APPLICANT**

*(Use as many sheets as necessary)*

*Complete if Known*

| | |
|---|---|
| **Application Number** | 10/714408 |
| **Filing Date** | November 14, 2003 |
| **First Named Inventor** | Talwar, Sunil |
| **Group Art Unit** | Unknown |
| **Examiner Name** | Unknown |

Sheet 3 of 3

Attorney Docket No: 1365.063US1

## OTHER DOCUMENTS -- NON PATENT LITERATURE DOCUMENTS

| Examiner Initials* | Cite No [1] | Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published. | T[2] |
|---|---|---|---|
| | | HO, I. , et al., "Multiple Addition by Residue Threshold Functions and Their Representation By Array Logic", The Institute of Electrical and Electronics Engineers, Inc., Reprinted, with permission from IEEE Trans. Comput. C-22: 762-767, (1973),pp. 80-85 | |
| | | JONES, ROBERT , et al., "Parallel Counter Implementation", Conf. Rec. 26th Asilomar Conf. Signals, Systems & Computers, Vol. 1, ISBN 0-8186-3160-0,(1992),pp. 381-385 | |
| | | KOC, C , "High-Speed RSA Implementation", available at ftp://ftp.rsasecurity.com/pub/pdfs/tr201.pdf., Version 2.0,(November, 1994),73 pages | |
| | | KOC, C , "RSA Hardware Implementation", available at ftp://ftp.rsasecurity.com/pub/pdfs/tr801.pdf., Version 1.0,(August, 1995),30 pages | |
| | | MONTEIRO, J. , et al., "Bitwise Encoding of Finite State Machines", Proceedings of the 7th International Conference on VLSI Design, (Jan. 1994),pp. 379-382 | |
| | | NIENHAUS, H. , "Efficient Multiplexer Realizations of Symmetric Functions", IEEE, (1981),pp. 522-525 | |
| | | OKLOBDZIJA, V G., et al., "Improving multiplier design by using improved column compression tree and optimized final adder in CMOS technology", IEEE transactions on Very Large Scale Integration (VLSI) Systems, IEEE, Inc, New York, vol. 3, no. 2,(1995),292-301 | |
| | | SWARTZLANDER, JR., E E., "Parallel Counters", IEEE Transactions on Computers, C-22(11), (November 1973),1021-1024 | |
| | | VASSILIADIS, S. , et al., "7/2 Counters and Multiplication with Threshold Logic", IEEE, (1997),pp. 192-196 | |
| | | VILLA, TIZIANO , et al., "NOVA: State Assignment of Finite State Machines for Optimal Two-Level Logic Implementation", IEEE Transactions on Computer-Aided Design, Vol. 9, No. 9,(September 1990),905-924 | |
| | | WALLACE, C. , "A Suggestion for a Fast Multiplier", IEEE Transactions on Electronic Computers, Vol. EC-13,(1964),pp. 14-17 | |
| | | ZURAS, D , et al., "Balanced delay trees and combinatorial division in VLSI", IEEE Journal of Solid State Circuits, SC-21, IEEE Inc, New York, Vol. SC-21, no. 5,(1986),814-819 | |

**EXAMINER** **DATE CONSIDERED**



* EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. [1] Applicant's unique citation designation number (optional) [2] Applicant is to place a check mark here if English language Translation is attached